AlienBabelTech Forums

Full Version: PCIe 6.0 Thread
You're currently viewing a stripped down version of our content. View the full version with proper formatting.
https://www.tomshardware.com/news/pci-si...39676.html
Quote:The PCIe 4.0 interface is finally coming to market next month with the launch of AMD's Ryzen 3000 series processors, but the PCI-SIG, the standards body behind the PCIe specification, is already plowing forward with work on PCIe 6.0, which it announced will be completed in 2021. The announcement comes on the heels of the body's formal release of the PCIe 5.0 standard last month.

The new PCIe 6.0 interface double the Gigatransfer rate to 64 GT/s, which doubles effective bandwidth over PCIe 5.0 to 256 GB/s of throughput and retains the same maximum of 16 lanes.
https://www.tomshardware.com/news/pcie-6...ed-by-2021
Quote:According to PCI-SIG, the final specification should be ready by 2021, so we may be looking at products adopting it sometime in 2022-2023. In comparison, the group released the final PCIe 4.0 specification in October of 2017, and we saw the first products shipping with support for it this year, or two years later.

If we extrapolate, then we should expect the PCIe 6.0 specification to appear in the first products no earlier than the end of 2022 -- unless some manufacturers go ahead with the implementation of a non-final revision of the specification.
...
PCIe 6.0 will once again double the data rate to 64 Gigatransfers per second (GT/s) compared to PCIe 5.0, or a little less than 8GB/s (7880 MB/s) per lane. A PCIe 6.0 x16 slot would then achieve a data rate close to 128 GB/s. The PCI-SIG has always made it its goal to only release a new version of the specification when it can double the data rate of the previous generation.

PCIe 6.0 will also be backward compatible with all previous specification generations, which has been another primary objective of the consortium. The group has implemented two main changes that include PAM-4 (Pulse Amplitude Modulation with four levels) encoding, a technology used by ultra-high-end networking standards, as well as low-latency Forward Error Correction (FEC), which comes with additional mechanisms that increase bandwidth efficiency.